132 lines
6.4 KiB
C
132 lines
6.4 KiB
C
/**
|
|
* Marlin 3D Printer Firmware
|
|
* Copyright (c) 2020 MarlinFirmware [https://github.com/MarlinFirmware/Marlin]
|
|
*
|
|
* Based on Sprinter and grbl.
|
|
* Copyright (c) 2011 Camiel Gubbels / Erik van der Zalm
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <https://www.gnu.org/licenses/>.
|
|
*
|
|
*/
|
|
#pragma once
|
|
|
|
#include "tft_io.h"
|
|
|
|
#include "../../inc/MarlinConfig.h"
|
|
|
|
#define SSD1963_MADCTL_MY 0x80 // Row Address Order
|
|
#define SSD1963_MADCTL_MX 0x40 // Column Address Order
|
|
#define SSD1963_MADCTL_MV 0x20 // Row/Column Exchange
|
|
#define SSD1963_MADCTL_MH 0x10 // Horizontal Refresh Order
|
|
#define SSD1963_MADCTL_BGR 0x08 // RGB-BGR ORDER
|
|
#define SSD1963_MADCTL_RGB 0x00
|
|
#define SSD1963_MADCTL_ML 0x04 // Vertical Refresh Order
|
|
#define SSD1963_MADCTL_FH 0x02 // Flip Horizontal
|
|
#define SSD1963_MADCTL_FV 0x01 // Flip Vertical
|
|
|
|
#define SSD1963_ORIENTATION IF_0((TFT_ORIENTATION) & TFT_EXCHANGE_XY, SSD1963_MADCTL_MV) | \
|
|
IF_0((TFT_ORIENTATION) & TFT_INVERT_X, SSD1963_MADCTL_FH) | \
|
|
IF_0((TFT_ORIENTATION) & TFT_INVERT_Y, SSD1963_MADCTL_FV)
|
|
|
|
#if !defined(TFT_COLOR) || TFT_COLOR == TFT_COLOR_RGB
|
|
#define SSD1963_COLOR SSD1963_MADCTL_RGB
|
|
#elif TFT_COLOR == TFT_COLOR_BGR
|
|
#define SSD1963_COLOR SSD1963_MADCTL_BGR
|
|
#endif
|
|
|
|
#define SSD1963_MADCTL_DATA (SSD1963_ORIENTATION) | (SSD1963_COLOR)
|
|
|
|
#define SSD1963_NOP 0x00 // No Operation
|
|
#define SSD1963_SWRESET 0x01 // Software reset
|
|
#define SSD1963_RDDPM 0x0A // Read Display Power Mode
|
|
#define SSD1963_RDDMADCTL 0x0B // Read Display MADCTL
|
|
#define SSD1963_RDDCOLMOD 0x0C // Read Display Pixel Format
|
|
#define SSD1963_RDDIM 0x0D // Read Display Image Mode
|
|
#define SSD1963_RDDSM 0x0E // Read Display Signal Mode
|
|
#define SSD1963_SLPIN 0x10 // Sleep In
|
|
#define SSD1963_SLPOUT 0x11 // Sleep Out
|
|
#define SSD1963_PTLON 0x12 // Partial Display Mode On
|
|
#define SSD1963_NORON 0x13 // Normal Display Mode On
|
|
#define SSD1963_INVOFF 0x20 // Display Inversion Off
|
|
#define SSD1963_INVON 0x21 // Display Inversion On
|
|
#define SSD1963_GAMSET 0x26 // Gamma Set
|
|
#define SSD1963_DISPOFF 0x28 // Display Off
|
|
#define SSD1963_DISPON 0x29 // Display On
|
|
#define SSD1963_CASET 0x2A // Column Address Set
|
|
#define SSD1963_RASET 0x2B // Row Address Set
|
|
#define SSD1963_RAMWR 0x2C // Memory Write
|
|
#define SSD1963_RAMRD 0x2E // Memory Read
|
|
#define SSD1963_PTLAR 0x30 // Partial Area
|
|
#define SSD1963_VSCRDEF 0x33 // Vertical Scrolling Definition
|
|
#define SSD1963_TEOFF 0x34 // Tearing Effect Line OFF
|
|
#define SSD1963_TEON 0x35 // Tearing Effect Line ON
|
|
#define SSD1963_MADCTL 0x36 // Memory Data Access Control
|
|
#define SSD1963_VSCSAD 0x37 // Vertical Scroll Start Address of RAM
|
|
#define SSD1963_IDMOFF 0x38 // Idle Mode Off
|
|
#define SSD1963_IDMON 0x39 // Idle Mode On
|
|
#define SSD1963_WRMEMC 0x3C // Write Memory Continue
|
|
#define SSD1963_RDMEMC 0x3E // Read Memory Continue
|
|
#define SSD1963_STE 0x44 // Set Tear Scanline
|
|
#define SSD1963_GSCAN 0x45 // Get Scanline
|
|
#define SSD1963_WRDISBV 0x51 // Write Display Brightness
|
|
#define SSD1963_RDDISBV 0x52 // Read Display Brightness
|
|
#define SSD1963_WRCTRLD 0x53 // Write CTRL Display
|
|
#define SSD1963_RDCTRLD 0x54 // Read CTRL Value Display
|
|
#define SSD1963_WRCACE 0x55 // Write Content Adaptive Brightness Control and Color Enhancement
|
|
#define SSD1963_RDCABC 0x56 // Read Content Adaptive Brightness Control
|
|
#define SSD1963_WRCABCMB 0x5E // Write CABC Minimum Brightness
|
|
#define SSD1963_RDCABCMB 0x5F // Read CABC Minimum Brightness
|
|
#define SSD1963_RDABCSDR 0x68 // Read Automatic Brightness Control Self-Diagnostic Result
|
|
#define SSD1963_RDDDB 0xA1 // Read Device Descriptor Block
|
|
#define SSD1963_SLCDMODE 0xB0 // Set the LCD panel mode and resolution
|
|
#define SSD1963_SHSYNC 0xB4 // Set HSYNC
|
|
#define SSD1963_GHSYNC 0xB5 // Get HSYNC
|
|
#define SSD1963_SVSYNC 0xB6 // Set VSYNC
|
|
#define SSD1963_GVSYNC 0xB7 // Get VSYNC
|
|
#define SSD1963_SGPIOCFG 0xB8 // Set GPIO Conf
|
|
#define SSD1963_SGPIOV 0xBA // Set GPIO Value
|
|
#define SSD1963_SPWMCFG 0xBE // Set PWM Conf
|
|
#define SSD1963_GPWMCFG 0xBF // Get PWM Conf
|
|
#define SSD1963_SDBCCFG 0xD0 // Set Dynamic Back Light Config
|
|
#define SSD1963_GDBCCFG 0xD1 // Get Dynamic Back Light Config
|
|
#define SSD1963_PLLON 0xE0 // PLL Enable
|
|
#define SSD1963_PLLMN 0xE2 // Set PLL Multiplier
|
|
#define SSD1963_SLSHIFT 0xE6 // Set the LSHIFT (pixel clock) frequency
|
|
#define SSD1963_COLMOD 0xF0 // Interface Pixel Format
|
|
|
|
static const uint16_t ssd1963_init[] = {
|
|
DATASIZE_8BIT,
|
|
ESC_REG(SSD1963_PLLMN), 0x0023, 0x0002, 0x0054,
|
|
ESC_REG(SSD1963_PLLON), 0x0001, ESC_DELAY(10),
|
|
ESC_REG(SSD1963_PLLON), 0x0003, ESC_DELAY(10),
|
|
ESC_REG(SSD1963_SWRESET), ESC_DELAY(100),
|
|
|
|
ESC_REG(SSD1963_SLSHIFT), 0x0001, 0x001F, 0x00FF,
|
|
ESC_REG(SSD1963_SLCDMODE), 0x0020, 0x0000, 0x0001, 0x00DF, 0x0001, 0x000F, 0x0000,
|
|
ESC_REG(SSD1963_SHSYNC), 0x0002, 0x0013, 0x0000, 0x0008, 0x002B, 0x0000, 0x0002, 0x0000,
|
|
ESC_REG(SSD1963_SVSYNC), 0x0001, 0x0020, 0x0000, 0x0004, 0x000C, 0x0000, 0x0002,
|
|
ESC_REG(SSD1963_SGPIOV), 0x000F,
|
|
ESC_REG(SSD1963_SGPIOCFG), 0x0007, 0x0001,
|
|
|
|
ESC_REG(SSD1963_MADCTL), SSD1963_MADCTL_DATA,
|
|
ESC_REG(SSD1963_COLMOD), 0x0003, ESC_DELAY(1),//RBG 565
|
|
|
|
ESC_REG(SSD1963_NORON),
|
|
ESC_REG(SSD1963_DISPON),
|
|
|
|
ESC_REG(SSD1963_SPWMCFG), 0x0006, 0x00F0, 0x0001, 0x00F0, 0x0000, 0x0000,
|
|
ESC_REG(SSD1963_SDBCCFG), 0x000D,
|
|
ESC_END
|
|
};
|