Proper AVR preemptive interrupt handling (#10496)
Also simplify logic on all ARM-based interrupts. Now, it is REQUIRED to properly configure interrupt priority. USART should have highest priority, followed by Stepper, and then all others.
This commit is contained in:
		
				
					committed by
					
						
						Scott Lahteine
					
				
			
			
				
	
			
			
			
						parent
						
							f423e54f77
						
					
				
				
					commit
					0c428a66d9
				
			@@ -61,13 +61,13 @@
 | 
			
		||||
// --------------------------------------------------------------------------
 | 
			
		||||
 | 
			
		||||
const tTimerConfig TimerConfig [NUM_HARDWARE_TIMERS] = {
 | 
			
		||||
  { TC0, 0, TC0_IRQn,  0}, // 0 - [servo timer5]
 | 
			
		||||
  { TC0, 0, TC0_IRQn,  3}, // 0 - [servo timer5]
 | 
			
		||||
  { TC0, 1, TC1_IRQn,  0}, // 1
 | 
			
		||||
  { TC0, 2, TC2_IRQn,  0}, // 2
 | 
			
		||||
  { TC1, 0, TC3_IRQn,  2}, // 3 - stepper
 | 
			
		||||
  { TC1, 1, TC4_IRQn, 15}, // 4 - temperature
 | 
			
		||||
  { TC1, 2, TC5_IRQn,  0}, // 5 - [servo timer3]
 | 
			
		||||
  { TC2, 0, TC6_IRQn, 15}, // 6 - tone
 | 
			
		||||
  { TC1, 2, TC5_IRQn,  3}, // 5 - [servo timer3]
 | 
			
		||||
  { TC2, 0, TC6_IRQn, 14}, // 6 - tone
 | 
			
		||||
  { TC2, 1, TC7_IRQn,  0}, // 7
 | 
			
		||||
  { TC2, 2, TC8_IRQn,  0}, // 8
 | 
			
		||||
};
 | 
			
		||||
 
 | 
			
		||||
		Reference in New Issue
	
	Block a user