2016-03-25 01:19:46 -05:00
|
|
|
/**
|
2016-03-24 13:01:20 -05:00
|
|
|
* Marlin 3D Printer Firmware
|
|
|
|
* Copyright (C) 2016 MarlinFirmware [https://github.com/MarlinFirmware/Marlin]
|
|
|
|
*
|
|
|
|
* Based on Sprinter and grbl.
|
|
|
|
* Copyright (C) 2011 Camiel Gubbels / Erik van der Zalm
|
|
|
|
*
|
|
|
|
* This program is free software: you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2016-03-25 01:19:46 -05:00
|
|
|
/**
|
2017-05-22 13:12:52 -05:00
|
|
|
* Fast I/O Routines
|
|
|
|
* Use direct port manipulation to save scads of processor time.
|
|
|
|
* Contributed by Triffid_Hunter. Modified by Kliment and the Marlin team.
|
2017-04-20 13:20:08 -05:00
|
|
|
*/
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-05-22 13:12:52 -05:00
|
|
|
#ifndef _FASTIO_ARDUINO_H
|
2015-10-03 01:08:58 -05:00
|
|
|
#define _FASTIO_ARDUINO_H
|
2011-12-12 12:34:37 -06:00
|
|
|
|
|
|
|
#include <avr/io.h>
|
|
|
|
|
2017-05-21 09:42:39 -05:00
|
|
|
/**
|
|
|
|
* Enable this option to use Teensy++ 2.0 assignments for AT90USB processors.
|
|
|
|
*/
|
|
|
|
//#define AT90USBxx_TEENSYPP_ASSIGNMENTS
|
|
|
|
|
2017-05-22 13:12:52 -05:00
|
|
|
/**
|
|
|
|
* Include Ports and Functions
|
|
|
|
*/
|
2017-05-21 09:42:39 -05:00
|
|
|
#if defined(__AVR_ATmega168__) || defined(__AVR_ATmega328__) || defined(__AVR_ATmega328P__)
|
|
|
|
#include "fastio_168.h"
|
|
|
|
#elif defined(__AVR_ATmega644__) || defined(__AVR_ATmega644P__) || defined(__AVR_ATmega644PA__) || defined(__AVR_ATmega1284P__)
|
|
|
|
#include "fastio_644.h"
|
|
|
|
#elif defined(__AVR_ATmega1280__) || defined(__AVR_ATmega2560__)
|
|
|
|
#include "fastio_1280.h"
|
|
|
|
#elif defined(__AVR_AT90USB1287__) || defined(__AVR_AT90USB1286__) || defined(__AVR_AT90USB646__) || defined(__AVR_AT90USB647__)
|
|
|
|
#ifdef AT90USBxx_TEENSYPP_ASSIGNMENTS
|
|
|
|
#include "fastio_AT90USB-Teensy.h"
|
|
|
|
#else
|
|
|
|
#include "fastio_AT90USB-Marlin.h"
|
|
|
|
#endif
|
|
|
|
#elif defined(__AVR_ATmega1281__) || defined(__AVR_ATmega2561__)
|
|
|
|
#include "fastio_1281.h"
|
|
|
|
#else
|
|
|
|
#error "Pins for this chip not defined in Arduino.h! If you have a working pins definition, please contribute!"
|
|
|
|
#endif
|
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#ifndef _BV
|
2017-05-22 14:41:09 -05:00
|
|
|
#define _BV(PIN) (1UL << PIN)
|
2011-12-12 12:34:37 -06:00
|
|
|
#endif
|
|
|
|
|
2016-03-25 01:19:46 -05:00
|
|
|
/**
|
2017-04-20 13:20:08 -05:00
|
|
|
* Magic I/O routines
|
|
|
|
*
|
|
|
|
* Now you can simply SET_OUTPUT(PIN); WRITE(PIN, HIGH); WRITE(PIN, LOW);
|
2017-05-22 13:12:52 -05:00
|
|
|
*
|
|
|
|
* Why double up on these macros? see http://gcc.gnu.org/onlinedocs/cpp/Stringification.html
|
2017-04-20 13:20:08 -05:00
|
|
|
*/
|
|
|
|
|
|
|
|
#define _READ(IO) ((bool)(DIO ## IO ## _RPORT & _BV(DIO ## IO ## _PIN)))
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
// On some boards pins > 0x100 are used. These are not converted to atomic actions. A critical section is needed.
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define _WRITE_NC(IO, v) do { if (v) {DIO ## IO ## _WPORT |= _BV(DIO ## IO ## _PIN); } else {DIO ## IO ## _WPORT &= ~_BV(DIO ## IO ## _PIN); }; } while (0)
|
2011-12-12 12:34:37 -06:00
|
|
|
|
|
|
|
#define _WRITE_C(IO, v) do { if (v) { \
|
|
|
|
CRITICAL_SECTION_START; \
|
2017-04-20 13:20:08 -05:00
|
|
|
{DIO ## IO ## _WPORT |= _BV(DIO ## IO ## _PIN); } \
|
2011-12-12 12:34:37 -06:00
|
|
|
CRITICAL_SECTION_END; \
|
2015-10-13 05:51:34 -05:00
|
|
|
} \
|
|
|
|
else { \
|
2011-12-12 12:34:37 -06:00
|
|
|
CRITICAL_SECTION_START; \
|
2017-04-20 13:20:08 -05:00
|
|
|
{DIO ## IO ## _WPORT &= ~_BV(DIO ## IO ## _PIN); } \
|
2011-12-12 12:34:37 -06:00
|
|
|
CRITICAL_SECTION_END; \
|
2015-10-13 05:51:34 -05:00
|
|
|
} \
|
|
|
|
} \
|
2011-12-12 12:34:37 -06:00
|
|
|
while (0)
|
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define _WRITE(IO, v) do { if (&(DIO ## IO ## _RPORT) >= (uint8_t *)0x100) {_WRITE_C(IO, v); } else {_WRITE_NC(IO, v); }; } while (0)
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define _TOGGLE(IO) do {DIO ## IO ## _RPORT ^= _BV(DIO ## IO ## _PIN); } while (0)
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define _SET_INPUT(IO) do {DIO ## IO ## _DDR &= ~_BV(DIO ## IO ## _PIN); } while (0)
|
|
|
|
#define _SET_OUTPUT(IO) do {DIO ## IO ## _DDR |= _BV(DIO ## IO ## _PIN); } while (0)
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define _GET_INPUT(IO) ((DIO ## IO ## _DDR & _BV(DIO ## IO ## _PIN)) == 0)
|
|
|
|
#define _GET_OUTPUT(IO) ((DIO ## IO ## _DDR & _BV(DIO ## IO ## _PIN)) != 0)
|
|
|
|
#define _GET_TIMER(IO) (DIO ## IO ## _PWM)
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define READ(IO) _READ(IO)
|
|
|
|
#define WRITE(IO,V) _WRITE(IO,V)
|
|
|
|
#define TOGGLE(IO) _TOGGLE(IO)
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define SET_INPUT(IO) _SET_INPUT(IO)
|
2016-10-24 05:26:30 -05:00
|
|
|
#define SET_INPUT_PULLUP(IO) do{ _SET_INPUT(IO); _WRITE(IO, HIGH); }while(0)
|
2017-04-20 13:20:08 -05:00
|
|
|
#define SET_OUTPUT(IO) _SET_OUTPUT(IO)
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define GET_INPUT(IO) _GET_INPUT(IO)
|
|
|
|
#define GET_OUTPUT(IO) _GET_OUTPUT(IO)
|
|
|
|
#define GET_TIMER(IO) _GET_TIMER(IO)
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
#define OUT_WRITE(IO, v) do{ SET_OUTPUT(IO); WRITE(IO, v); }while(0)
|
2015-03-03 02:48:20 -06:00
|
|
|
|
2016-03-25 01:19:46 -05:00
|
|
|
/**
|
2017-04-24 14:04:46 -05:00
|
|
|
* Timer and Interrupt Control
|
2017-04-20 13:20:08 -05:00
|
|
|
*/
|
2011-12-12 12:34:37 -06:00
|
|
|
|
2017-04-20 13:20:08 -05:00
|
|
|
// Waveform Generation Modes
|
|
|
|
typedef enum {
|
|
|
|
WGM_NORMAL, // 0
|
|
|
|
WGM_PWM_PC_8, // 1
|
|
|
|
WGM_PWM_PC_9, // 2
|
|
|
|
WGM_PWM_PC_10, // 3
|
|
|
|
WGM_CTC_OCRnA, // 4 COM OCnx
|
|
|
|
WGM_FAST_PWM_8, // 5
|
|
|
|
WGM_FAST_PWM_9, // 6
|
|
|
|
WGM_FAST_PWM_10, // 7
|
|
|
|
WGM_PWM_PC_FC_ICRn, // 8
|
|
|
|
WGM_PWM_PC_FC_OCRnA, // 9 COM OCnA
|
|
|
|
WGM_PWM_PC_ICRn, // 10
|
|
|
|
WGM_PWM_PC_OCRnA, // 11 COM OCnA
|
|
|
|
WGM_CTC_ICRn, // 12 COM OCnx
|
|
|
|
WGM_reserved, // 13
|
|
|
|
WGM_FAST_PWM_ICRn, // 14 COM OCnA
|
|
|
|
WGM_FAST_PWM_OCRnA // 15 COM OCnA
|
|
|
|
} WaveGenMode;
|
|
|
|
|
|
|
|
// Compare Modes
|
|
|
|
typedef enum {
|
|
|
|
COM_NORMAL, // 0
|
|
|
|
COM_TOGGLE, // 1 Non-PWM: OCnx ... Both PWM (WGM 9,11,14,15): OCnA only ... else NORMAL
|
|
|
|
COM_CLEAR_SET, // 2 Non-PWM: OCnx ... Fast PWM: OCnx/Bottom ... PF-FC: OCnx Up/Down
|
|
|
|
COM_SET_CLEAR // 3 Non-PWM: OCnx ... Fast PWM: OCnx/Bottom ... PF-FC: OCnx Up/Down
|
|
|
|
} CompareMode;
|
|
|
|
|
|
|
|
// Clock Sources
|
|
|
|
typedef enum {
|
|
|
|
CS_NONE, // 0
|
|
|
|
CS_PRESCALER_1, // 1
|
|
|
|
CS_PRESCALER_8, // 2
|
|
|
|
CS_PRESCALER_64, // 3
|
|
|
|
CS_PRESCALER_256, // 4
|
|
|
|
CS_PRESCALER_1024, // 5
|
|
|
|
CS_EXT_FALLING, // 6
|
|
|
|
CS_EXT_RISING // 7
|
|
|
|
} ClockSource;
|
|
|
|
|
2017-04-24 14:04:46 -05:00
|
|
|
// Clock Sources (Timer 2 only)
|
|
|
|
typedef enum {
|
|
|
|
CS2_NONE, // 0
|
|
|
|
CS2_PRESCALER_1, // 1
|
|
|
|
CS2_PRESCALER_8, // 2
|
|
|
|
CS2_PRESCALER_32, // 3
|
|
|
|
CS2_PRESCALER_64, // 4
|
|
|
|
CS2_PRESCALER_128, // 5
|
|
|
|
CS2_PRESCALER_256, // 6
|
|
|
|
CS2_PRESCALER_1024 // 7
|
|
|
|
} ClockSource2;
|
|
|
|
|
|
|
|
// Get interrupt bits in an orderly way
|
|
|
|
#define GET_WGM(T) (((TCCR##T##A >> WGM##T##0) & 0x3) | ((TCCR##T##B >> WGM##T##2 << 2) & 0xC))
|
|
|
|
#define GET_CS(T) ((TCCR##T##B >> CS##T##0) & 0x7)
|
|
|
|
#define GET_COM(T,Q) ((TCCR##T##Q >> COM##T##Q##0) & 0x3)
|
|
|
|
#define GET_COMA(T) GET_COM(T,A)
|
|
|
|
#define GET_COMB(T) GET_COM(T,B)
|
|
|
|
#define GET_COMC(T) GET_COM(T,C)
|
|
|
|
#define GET_ICNC(T) (!!(TCCR##T##B & _BV(ICNC##T)))
|
|
|
|
#define GET_ICES(T) (!!(TCCR##T##B & _BV(ICES##T)))
|
|
|
|
#define GET_FOC(T,Q) (!!(TCCR##T##C & _BV(FOC##T##Q)))
|
|
|
|
#define GET_FOCA(T) GET_FOC(T,A)
|
|
|
|
#define GET_FOCB(T) GET_FOC(T,B)
|
|
|
|
#define GET_FOCC(T) GET_FOC(T,C)
|
|
|
|
|
|
|
|
// Set Wave Generation Mode bits
|
|
|
|
#define _SET_WGM(T,V) do{ \
|
2017-04-20 13:20:08 -05:00
|
|
|
TCCR##T##A = (TCCR##T##A & ~(0x3 << WGM##T##0)) | (( int(V) & 0x3) << WGM##T##0); \
|
|
|
|
TCCR##T##B = (TCCR##T##B & ~(0x3 << WGM##T##2)) | (((int(V) >> 2) & 0x3) << WGM##T##2); \
|
|
|
|
}while(0)
|
2017-04-24 14:04:46 -05:00
|
|
|
#define SET_WGM(T,V) _SET_WGM(T,WGM_##V)
|
|
|
|
|
|
|
|
// Set Clock Select bits
|
|
|
|
#define _SET_CS(T,V) (TCCR##T##B = (TCCR##T##B & ~(0x7 << CS##T##0)) | ((int(V) & 0x7) << CS##T##0))
|
|
|
|
#define _SET_CS0(V) _SET_CS(0,V)
|
|
|
|
#define _SET_CS1(V) _SET_CS(1,V)
|
|
|
|
#ifdef TCCR2
|
|
|
|
#define _SET_CS2(V) (TCCR2 = (TCCR2 & ~(0x7 << CS20)) | (int(V) << CS20))
|
|
|
|
#else
|
|
|
|
#define _SET_CS2(V) _SET_CS(2,V)
|
|
|
|
#endif
|
|
|
|
#define _SET_CS3(V) _SET_CS(3,V)
|
|
|
|
#define _SET_CS4(V) _SET_CS(4,V)
|
|
|
|
#define _SET_CS5(V) _SET_CS(5,V)
|
|
|
|
#define SET_CS0(V) _SET_CS0(CS_##V)
|
|
|
|
#define SET_CS1(V) _SET_CS1(CS_##V)
|
|
|
|
#ifdef TCCR2
|
|
|
|
#define SET_CS2(V) _SET_CS2(CS2_##V)
|
|
|
|
#else
|
|
|
|
#define SET_CS2(V) _SET_CS2(CS_##V)
|
|
|
|
#endif
|
|
|
|
#define SET_CS3(V) _SET_CS3(CS_##V)
|
|
|
|
#define SET_CS4(V) _SET_CS4(CS_##V)
|
|
|
|
#define SET_CS5(V) _SET_CS5(CS_##V)
|
|
|
|
#define SET_CS(T,V) SET_CS##T(V)
|
|
|
|
|
|
|
|
// Set Compare Mode bits
|
|
|
|
#define _SET_COM(T,Q,V) (TCCR##T##Q = (TCCR##T##Q & ~(0x3 << COM##T##Q##0)) | (int(V) << COM##T##Q##0))
|
|
|
|
#define _SET_COMA(T,V) _SET_COM(T,A,V)
|
|
|
|
#define _SET_COMB(T,V) _SET_COM(T,B,V)
|
|
|
|
#define _SET_COMC(T,V) _SET_COM(T,C,V)
|
|
|
|
#define _SET_COMS(T,V1,V2,V3) do{ _SET_COMA(T,V1); _SET_COMB(T,V2); _SET_COMC(T,V3); }while(0)
|
|
|
|
#define SET_COM(T,Q,V) _SET_COM(T,Q,COM_##V)
|
2017-04-20 13:20:08 -05:00
|
|
|
#define SET_COMA(T,V) SET_COM(T,A,V)
|
|
|
|
#define SET_COMB(T,V) SET_COM(T,B,V)
|
2017-04-24 14:04:46 -05:00
|
|
|
#define SET_COMC(T,V) SET_COM(T,C,V)
|
|
|
|
#define SET_COMS(T,V1,V2,V3) do{ SET_COMA(T,V1); SET_COMB(T,V2); SET_COMC(T,V3); }while(0)
|
|
|
|
|
|
|
|
// Set Noise Canceler bit
|
|
|
|
#define SET_ICNC(T,V) (TCCR##T##B = (V) ? TCCR##T##B | _BV(ICNC##T) : TCCR##T##B & ~_BV(ICNC##T))
|
|
|
|
|
|
|
|
// Set Input Capture Edge Select bit
|
|
|
|
#define SET_ICES(T,V) (TCCR##T##B = (V) ? TCCR##T##B | _BV(ICES##T) : TCCR##T##B & ~_BV(ICES##T))
|
2017-04-20 13:20:08 -05:00
|
|
|
|
2017-04-24 14:04:46 -05:00
|
|
|
// Set Force Output Compare bit
|
|
|
|
#define SET_FOC(T,Q,V) (TCCR##T##C = (V) ? TCCR##T##C | _BV(FOC##T##Q) : TCCR##T##C & ~_BV(FOC##T##Q))
|
|
|
|
#define SET_FOCA(T,V) SET_FOC(T,A,V)
|
|
|
|
#define SET_FOCB(T,V) SET_FOC(T,B,V)
|
|
|
|
#define SET_FOCC(T,V) SET_FOC(T,C,V)
|
2017-04-20 13:20:08 -05:00
|
|
|
|
|
|
|
#endif // _FASTIO_ARDUINO_H
|